/resources/image/template/step.png TESTING


After the board has been populated it may be tested in a variety of ways.

To facilitate these tests, PCBs may be designed with extra pads to make temporary connections. Sometimes these pads must be isolated with resistors. The in-circuit test may also exercise boundary scan test features of some components. In-circuit test systems may also be used to program nonvolatile memory components on the board.

In boundary scan testing, test circuits integrated into various ICs on the board form temporary connections between the PCB traces to test that the ICs are mounted correctly. Boundary scan testing requires that all the ICs to be tested use a standard test configuration procedure, the most common one being the Joint Test Action Group (JTAG) standard. The JTAG test architecture provides a means to test interconnects between integrated circuits on a board without using physical test probes. JTAG tool vendors provide various types of stimulus and sophisticated algorithms, not only to detect the failing nets, but also to isolate the faults to specific nets, devices, and pins.

Sub Menu

Jul 10, 2017 7:31:01 AM

Jun 30, 2017 5:45:40 AM

Jun 19, 2017 7:46:16 AM

Jun 19, 2017 5:29:38 AM

Jun 14, 2017 9:14:20 AM

Copyright 2009 Geto Custom electronics applciations. All rights reserved. Contact us: info@geto.com.gr